in parallel, potentially with minimal data movement, thus offering a promising solution for current and future computing needs.
tremendous progress has already been made with neuromorphic systems based on conventional analog-and digital-integrated circuits [15] [16] [17] [18] . recent advances in the understanding and development of resistive switching (rS) devices, however, provide an intriguing alternative to directly emulate the morphology and functions of neurobiological components and circuits, and will be the focus of this article.
rS devices, often termed memristors or memristive devices, are two-terminal dynamic systems with an inherent memory effect [19] [20] [21] . A typical device consists of a pair of electrodes (e.g., top and bottom electrodes) sandwiching a switching material, while an array of these devices can form a crossbar structure with a device formed at each crosspoint, as shown in Figure 1 .
intuitively, the two-terminal device resembles a synapse in biological neural systems, where the two electrodes act as axon and dendrite that connect pre and postneurons, with the conductance of the switching layer playing the role of the weight of a synapse [22] [23] [24] . the crossbar structure further allows physical mapping of the neural network in hardware and facilitates parallel processing of computationally expensive matrix operations directly in memory. As shown in Figure 1 , when the crossbar network receives input pulses having pulse amplitude (or duration) proportional to the values of input vector x, the current through a cell at each crosspoint corresponds to the multiplication of the input xi and the conductance (weight) Gij of that cell; therefore, the total current (or charge) obtained at column j is equal to , I xG j i ij i = / via K irchhoff 's current law and ohm's law. Furthermore, the output currents from all of the columns can potentially be measured simultaneously in parallel. As a result, through a single-read operation the crossbar network directly produces the vector-matrix multiplication in which the same devices both store the weights and perform the multiplication and accumulation functions, thus eliminating the need for constant data movement [25]- [29] .
rS behaviors in memristive devices are typically caused by the redistribution of ions (e.g., oxygen vacancies, Vos, or metal cations) inside the switching layer. For example, upon the application of a stimulation voltage, Vos may be accelerated and drift along the field direction. the voltage may also cause a temperature increase that can accelerate Vo drift and diffusion. After the stimulation, spontaneous ion diffusion may still exist. these processes can occur at different time scales and can lead to rich device dynamics in these seemingly simple twoterminal structures. Specifically, the Vo distribution, which determines the local conductivity and the overall device conductance (resistance), is a result of cumulative Vo drift and diffusion processes and thus depends on the history of the stimulation and results in the apparent memory effects.
Similar to synaptic plasticity effects observed in biological systems, the conductance values of memristive devices can be tuned by controlling the stimulation conditions (e.g., voltage pulses) from the pre and post (artificial) neurons to induce the desired internal ion configurations. Additionally, the internal ion migration dynamics provide opportunities to not only phenomenologically emulate synaptic plasticity effects, but also faithfully emulate short-and long-term synaptic dynamics in a biorealistic fashion. this can lead to artificial neural networks that not only emulate the morphology of neurobiological circuits, but also the underlying molecular and cellular dynamic processes that fundamentally induce functions of the networks [30] .
MEMRISTIVE DEVICES AND SECOND-ORDER MEMRISTOR SYSTEMS
rS effects can typically be modeled by two coupled equations governing the dynamic ion migration (e.g., the ionic continuity equation) and the electronic transport processes (e.g., the electronic continuity equation), respectively [31] , [32] . the ionic processes modify the local conductivity and typically result in conductive channel formation, which, in turn, modifies the electron transport process. For a first-order memristor, the conductive channel formation process can be modeled by the evolution of an internal-state variable, w, which represents the conducting channel width or length. the dynamics of w are a function of the external input (e.g., amplitude and duration of the voltage pulse) and the state of the device (e.g., w itself), as described in (1) . this model can be used to explain the majority of rS devices. We call it a first-order model as there is only one state variable (w), and the external stimulus directly affects the change of the internal-state variable, as shown in (1), [19] , [20] , [33] , and [34] :
current-voltage characteristics of the device can then be obtained when coupling the ionic equation (1) with the electron transport in
the first-order model, schematically illustrated in Figure 2 (a), has been widely accepted and used to capture the switching characteristics of memristors under dcor pulse-based measurements [31] , [32] . on the other hand, the dynamics in (1) cannot be used to directly emulate more complex synaptic behaviors such as spike-timing-dependent plasticity (StDp) and spike-rate-dependent plasticity [35] [36] [37] . to achieve StDp or other timingor rate-related effects, carefully designed voltage pulses must be employed to convert timing and rate information into pulsewidth or height information through overlapping pulses [22] , [24] [ Figure 2 (b)]. this approach works well if the algorithm is well defined, however, engineering pulses with desired pulse or height is not trivial. Additionally, implementing only a specific learning rule may not allow the system to faithfully emulate the emergent behaviors in dynamic neurobiological circuits that are considered critical for the circuits' functions.
rather than engineering the inputs, in biology, the broad range of synaptic plasticity effects are instead regulated by internal dynamic processes, e.g., those involving calcium ions (ca 2+ ) whose concentration increases temporarily after receiving an action potential that is then followed by a spontaneous decay [38] , [39] . When a second spike arrives before the ca 2+ concentration decays to the resting value, the cumulative effects of the inputs can result in a high enough ca 2+ concentration, which initiates another molecular/cellular process such as the generation of plasticity-related proteins (prps) that results in either synaptic potentiation or depression [40] , [41] . the biological system can thus be modeled as a system with multiple state variables, with one determining the synaptic weight (e.g., prp concentration) that is dependent on the other (e.g., ca 2+ concentration), with the short-term ca 2+ dynamics naturally encoding the relative timing information of the spikes and leading to different timing-and ratedependent plasticity effects. We refer to memristor devices having similar multiple state-variables and short-and long-term dynamic effects as second-order memristor devices [34] , [42] , in contrast to the first-order devices described by (1) . Specifically, in a second-order memristor device, the first-order-state variable determining the synaptic weight, w, is in turn modulated by the inputs and another, second-orderstate variable, e.g., internal temperature T, which offers short-term dynamics
and , , , , dt
where, as usual, w typically represents the conducting channel size (width or length) and the second-order-state variable T offers ca 2+ -like short-term dynamics and modulates the evolution of w. in the following seven sections, we discuss typical device characteristics and network demonstrations using the conventional first-and second-order devices. While networks based on conventional memristors can effectively process static data, networks based on second-order devices more faithfully emulate biological networks and offer the potential to efficiently process dynamic temporal inputs.
MEMRISTOR NETWORK IMPLEMENTATION
A typical memristor crossbar network is shown in Figure 3 (a) with an 18 × 2 array. in this example, the memristor is based on a ta/ta2o5-x stack, where the ta layer serves as a Vo scavenging layer, and, after an annealing process, creates an oxygen-deficient layer between the ta electrode and the ta2o5-x switching layer [43] . As a result, upon the application of a positive bias on the ta electrode, Vos will be driven to the ta2o5-x layer, resulting in an increase in device conductance, as illustrated in Figure 3 (b). properly chosen programming conditions can also lead to incremental conductance changes [Figure 3(c) ] in which the change in conductance is determined by the pulsewidth (or equivalently, the number of pulses) at a fixed-pulse amplitude. the measurements are typically conducted through a customized test board [Figure 3(d) ] in which the board sends the programming and read pulses to the memristor array and collect the currents from the array. more efficient implementations require direct integration of the memristor arrays with the peripheral circuitry at the chip level [44] [45] [46] .
Since vector-vector dot-product (and vector-matrix multiplication) operations constitute the fundamental operation in many machine-learning algorithms, memristor crossbar arrays offer an efficient hardware platform to implement these algorithms. conductance tuning and vector-matrix multiplication can be achieved using conventional first-order memristors, e.g., devices similar to those shown in Figure 3 , in which a single-state variable is needed to control the device conductance. using this approach, several examples of memristor crossbar-based neuromorphic hardware have been demonstrated in the last few years. For example, pattern classification was performed by Strukov's group at the university of california, Santa Barbara, initially using a 2 × 10 crossbar [47] and later expanded to a 12 × 12 crossbar [27] .
A generic dot-product engine using memristor arrays for neuromorphic applications was introduced by hewlett packard Labs in 2016 [29] . in the section "pcA in a crossbar Network," we discuss two examples implemented at the university of michigan, Ann Arbor: principal component analysis (pcA) [43] , in which the original (highdimensional) input data are mapped to a reduced-dimension space based on identified feature vectors, and sparse coding [28] , where the hidden features from the complex input data can be identif ied and used to represent the data efficiently [48] .
PCA IN A CROSSBAR NETWORK
identifying the principal components (through so-called loading vectors) in the pcA normally relies on solving the covariance matrix, which is computationally expensive because the matrix size grows up quadratically with input size [49] . the principal components can also be obtained through machine learning approaches, i.e., using Sanger's rule, also known as the generalized Hebbian Algorithm [50] . this unsupervised learning rule is derived from oja's rule [51] to project an input onto the multiple principal and orthogonal vectors. Specifically, we mapped Sanger's rule to the memristor crossbar implementation as
where h is the learning rate, xi is the input data at row i, and wij represents the weight at row i and column j in the crossbar network.
represents the feedforward projection and can be obtained by reading the output currents from the columns. Afterward, the values representing y are then fed backward through the network to obtain w y
, where the output currents are collected at the rows. the memristor conductance is then updated following the weight update equation (5) following a realistic (first-order) device model [43] , [52] .
training was repeated for an input data set until correct outputs could be obtained. After training, the memristor conductance values along a column represent the unit weight vector (or loading vector) for the corresponding principal component, e.g., the memristor conductance values along column 1 represent the weight vector for the first principal component (pc), and the memristor conductance values along column n represent the weight vector for the nth pc, and so on. the network can then be used to perform pcA on other data sets (in the same class as the training data) in which the scores for different principal components can be directly read out from the currents in the corresponding columns in the memristor crossbar.
in our study, a standard breast cancer data set having nine different attributes (dimensions) obtained from the university of Wisconsin hospital, madison, was used. A 9 × 2 memristor crossbar array was used to learn the loading vectors for the first two pcs and perform the pcA based on the learned first two pcs. Different groups in the data set were used for training and pcA (testing). Figure 4(a) shows projections along the first two pcs before learning in which all data are meaninglessly mixed together due to the randomly initialized weight matrix.
training with Sanger's rule successfully produced the two loading vectors, and projections along the learned loading vectors for pc1 and pc2 led to the clear separation of the two types of data, represented by benign (blue dots) and malignant (pink dots) cells, as shown in Figure 4 (b). After being processed by the pcA to produce the clustered data, the cells were further classified through a decision boundary line obtained earlier using the logistic regression method [49] , as shown in Figure 4 (c) and (d). Notably, a 97.1% classification accuracy was obtained using the pcA from the small memristor network, comparable to results (97.6%) obtained from software approaches in which the principal components were directly analyzed by solving the covariance matrix.
SPARSE CODING USING A MEMRISTOR CROSSBAR NETWORK
Sparse coding [48] aims to represent complex input data with a sparse set of data based on feature vectors in which the sparse representation allows for more efficient data storage, transmission, and further analysis [53] . Among sparse coding algorithms, the locally competitive algorithm (LcA) [53] [54] [55] has been widely studied and was used in our hardware implementation because of its proven performance and its compatibility with the crossbar structure.
the LcA algorithm is mathematically expressed in (6) and (7) 
where x is the input vector, D is the dictionary matrix, u is the output neuron's membrane potential, and a represents the activities of the neurons. Note the activity is set to precisely 0 for neurons with membrane potential below the threshold , m so only a sparse set of active neurons needs to be considered in the data representation. Additionally, in contrast to simple feedforward networks, an inhibition term, represented as , aD D T -is present in the membrane potential equation (6) . the lateral inhibition allows the active neurons to suppress the membrane potential of other neurons having similar features (with the similarity measured by ), D D T thus preventing input features from being represented by multiple neurons and also helping the network find the most efficient representation (i.e., one with high sparsity) while minimizing reconstruction errors [53] [54] [55] .
to implement the LcA algorithm in hardware, a Wox-based 32 × 32 crossbar array [ Figure 5 (a)] was used [52] . the fabricated memristor array was integrated with a test board system following the same manner as in the pcA case. the operation of the memristor array through the board was first checked by storing gray-scale images and reading out the stored data, as shown in Figure 5 (b) for a checkerboard pattern. Similar to the pcA case, the memristor conductance values along a column formed a feature vector, i.e., a dictionary element or a receptive field (for vision tasks).
mapping of the LcA algorithm onto the hardware system is as follows: the input vector (e.g., image pixels) was fed into the crossbar network, the dot-product of the input vector and the stored feature vector (through the read operation at the column outputs) representing the x D $ term were added to the output neuron's membrane potential through (6), which was then converted to the neuron activity through (7) . to implement lateral inhibition, the activity vector, a, was fed into the network in the same column direction as the inputs, and the output at each row was obtained. this backward read operation produced the reconstructed data a D T $ based on the active neurons and their associated dictionary elements. the reconstruction error was then obtained by subtracting the reconstructed data from the original data, and the reconstruction error (or residue), , x aD T -was used as the new input for the next forward read operation following (6) . this process is then repeated until the network is stabilized.
By using the repeated forward and backward operations to obtain the reconstruction error, we converted the original matrix-matrix multiplication D D T needed for lateral inhibition into a series of vector-matrix multiplications that could be directly implemented into the crossbar hardware.
We first verified the behavior of the hardware-based LcA algorithm using simple diagonally oriented stripe features, as shown in Figure 5 (c). An input combining four dictionary elements (feature numbers 2, 6, 9, and 17) as shown in Figure 5 (d) were used to test the system's operation. the evolution of membrane potential could be directly measured from the hardware system, as illustrated in Figure 5 (e), and provided useful insight of the network's evolution.
At the beginning no neuron was active, and the membrane potential of all neurons increased monotonously for several iterations because the contribution from the input was larger than the spontaneous decay (leaky) period in (6). After some neurons (i.e., neurons 2, 6, 9, and 17) became active, the inhibitory effect from these neurons started to suppress the other neurons' membrane potential. Note that the strength of the lateral inhibition was determined by the activity level of the active neuron and the similarity of the features represented by the active neuron and the other neuron. thus, the lateral neuron inhibition prevented neurons that had similar features from becoming active and forced the network to find an optimal representation Analysis and reconstruction of natural images have also been demonstrated using this approach, as shown in Figure 6 . in this study, the dictionary elements were learned beforehand using patches from natural images, based on the winner-takeall method and oja's rule [51] . to process the images in the 32 × 32 crossbar, 4 × 4 patches were processed individually from the input image, as shown in Figure 6 (a). each patch, corresponding to 16 inputs, was sparsely encoded using a 16 × 32 crossbar having 32 dictionary elements, as shown in Figure 6 (b) and (c). the reconstructed outputs for the patches were then stitched together to obtain the final reconstructed image [ Figure 6 (e)]. Several different examples have been successfully processed, verifying the implementation of the LcA algorithm in the memristor-based hardware system with not only feedforward operations but also lateral inhibition effects.
SECOND-ORDER MEMRISTOR DEVICES AND NETWORK APPLICATIONS
memristor networks have shown great promise in applications such as data clustering, classification, and image analysis, with functionality and system size growing rapidly in recent years [27] , [46] , [56] . on the other hand, networks based on firstorder devices typically lack the dynamics to process temporal data in which the relative timing of the input signals contains important information and critically determines the network function.
ENCODING OF TIMING INFORMATION IN A SECOND-ORDER MEMRISTOR DEVICE
this section explores how second-order memristor devices can inherently encode and process timing information and shows how networks based on such devices can be used to efficiently process temporal inputs.
During the rS process, the internal ion configuration in the switching layer is modified by ionic drift and diffusion, which are, in turn, affected by the applied electric field and the local temperature through the Joule heating effect. Specifically, the rise and decay of the local temperature T can occur at a much shorter 
FIGURE 5
Sparse coding using a memristor crossbar network: (a) An SEM image of the as-fabricated 32 × 32 array and the memristor chip (inset); (b) a checkerboard pattern programmed and read from the memristor array using a customized test board; (c) 20 dictionary elements stored in the memristor array; (d) the original image along with the reconstructed image using the LCA algorithm implemented in the memristor-based hardware system; (e) the evolution of the neurons' membrane potential during the LCA operation, and (f) other examples of original and reconstructed images [28] .
time scale than the ionic processes, providing the second internal-state variable and the short-term dynamic processes required by a second-order memristor [34] . indeed, this effect was verified in a study on a tantalum oxide-based memristive device [32] , [34] , and [57] . the impact of the local temperature was first verified from timing-controlled pulse experiments. After a single reset pulse ( . , ) , V t 1 4 40 V s RESET R ESET n = = the conductance change following 100 consecutive set pulses ( . ) V 0 9 -V SET = was traced for different set pulse intervals, , tinterval and set pulse duration, , tSET as shown in Figure 7 (a). two regimes with distinct rS behaviors can be clearly separated: abrupt rS at short tinterval and long , tSET and gradual rS at long tinterval and short . tSET this effect can be explained by the temperature dynamics inside the device: Joule heating generated by a set pulse elevates the local temperature T inside the device and the higher T can exponentially speed up Vo migration. As a result, when tinterval is short enough, the cumulative effects from consecutive set pulses creates a high enough temperature that leads to rapid ion movement and abrupt conductance modulation.
the cumulative temperature rise is less pronounced at long tinterval because of the temperature decay from spontaneous heat dissipation after the set pulse removal, and the lower cumulative temperature in these conditions leads to more gradual conductance modulations. Similar effects can be obtained by controlling the width of the programming pulses. these results verify that the internal temperature dynamics (represented by statevariable T) can affect the evolution of the conduction channel (represented by state-variable w) and be used to construct a second-order memristor device.
the role of the temperature as a second-state variable is more clearly revealed by separating the effects of heating and programming, as shown in Figure 7(b) . here, a first pulse (named heating pulse, 0.7 V, ) 1 s n is sufficiently long to create a sizable temperature change, but the voltage amplitude is sufficiently low and is therefore unable to directly initiate ion migration; a second pulse (named programming pulse, −1.1 V, 20 ns) provides sufficient voltage but the pulse duration is too short to cause measurable conductance change by itself either. Figure 7 (b) shows conductance changes as a function of the interval of the two pulses, . t 3 With short , t 3 the cumulatively increased local temperature T can cause sufficient ion migration during the programming pulse and lead to measurable conductance changes.
Because of the spontaneous temperature decay between the pulses, the extent of the temperature increase during the programming pulse is therefore a function of the interval between the two pulses, . The role of the temperature as a second-state variable is more clearly revealed by separating the effects of heating and programming.
obtained after the programming pulse decreases as t 3 increases, while the effect becomes negligible for . . t 0 5 s 3 + n Additionally, the effect of the heating pulse is independent of the voltage polarity [ Figure 7(b) ], verifying the Joule heating role played by this pulse. these results unambiguously verify that the internal short-term dynamics (provided by T here) can be used to code the timing information of the inputs, and internal variables such as T can be used as a secondorder state-variable to emulate the short-term ca 2+ dynamics in biology to faithfully implement timingand rate-based learning rules.
As in biological systems, the presynaptic and postsynaptic spikes are simple and nonoverlapping. the nearly identical pre and postspikes are applied to the top and bottom electrodes, respectively. each spike consists of a short programming element and a long heating element, as shown in Figure 7(c) .
the relative timing of the pre and postspikes determines the potentiation or depression of the device, and naturally leads to effects such as StDp. When the presynaptic spike arrives before the postsynaptic spike [ , t 0 3 2 Figure 7 (c) left], residue of the temporal temperature increase caused by the presynaptic spike facilitates the programming element in the postsynaptic spike and causes conductance increase (i.e., potentiation), with shorter t T leading to a stronger potentiation effect. Similarly, in the opposite case, when the postsynaptic spike arrives before the prespike [ , t 0 3 1 Figure 7 (c) right], the temporal temperature rise from the preceding postsynaptic spike facilitates the programming element in the presynaptic spike, which causes a depression effect with shorter t 3 leading to stronger depression.
By taking advantage of the internal short-term dynamics, the second-order device can thus naturally implement StDp with desired polarity and timing dependence, FIGURE 7 Second-order memristor effects: (a) two different types of conductance changes depending on the pulse interval and pulse duration; (b) controlling the relative timing between a heating pulse and a programming pulse leads to controlled conductance changes in which the relative timing information is encoded by the short-term dynamics of the internal temperature; (c) the configuration of the presynaptic and postsynaptic spikes, each consisting of a (high and narrow) programming element followed by a (low and long) heating element, and (d) an illustration of the measured conductance changes (dots) and simulation results based on a second-order memristor model (solid lines) [34] . using only simple, nonoverlapping pulses. An example of native implementation of StDp using a second-order memristor device is shown in Figure 7(d) . Similarly, rate-dependent plasticity behaviors can also be successfully implemented using internal temperature as the second-state variable to encode the timing information, using the same spike designs [34] . other devices using other parameters such as the secondstate variable (e.g., ion mobility) have also been successfully demonstrated [42] .
DEVICE OPTIMIZATION USING MULTIPLE-STATE VARIABLES
the understanding of the dynamics of different internal-state variables also leads to new approaches to optimize the device operation, such as enhancing the dynamic range of the analog rS behavior [58] . Figure 8 shows the operation of a ta2o5-xbased memristor device in the analog rS regime. the device behavior can be divided into roughly two regions depending on the relative amount of conductance change: region A with an abrupt increase, followed by region B with a much more gradual conductance change. these different behaviors can be understood by carefully examining the different physical processes involved in rS. Specifically, before the formation of the complete conducting filament (cF) [Figure 8(b) , top], a high electric field exists; the Vo drift process dominates the Vo migration, which in turn promotes the cF-length growth along the e-field direction resulting in very nonlinear conductance changes, corresponding to region A. After the cF is completed [ Figure 8 (b), bottom], Vo drift is suppressed due to the reduced e-field. on the other hand, a more pronounced temperature increase can occur due to the increased current through the device and thus results in an increased Joule heating effect. the elevated temperature enhances Vo diffusion, which expands the cross-sectional area of the cF, resulting in more gradual and linear conductance changes corresponding to region B. thus, an approach to increase the analog rS dynamic range should selectively enhance the Vo diffusion process with respect to the Vo drift process. this effect can be implemented by separating the heating effect from the field effect, e.g., by using programming pulses consisting of a separate heating element and a programming element, as shown in Figure 8(a) . indeed, this approach significantly improves the analog rS dynamic range by a factor of ~80%, as shown in 
FIGURE 8
Device optimization using multiple-state variables: (a) a schematic of the pulse, including a heating element and a programming element; (b) the dominant ion migration processes in regions A and region B of the RS process; (c) the proposed approach can selectively enhance the diffusion processes in region B and achieved a significant improvement in the analog RS dynamic range; (d) the data in (c) after normalization of the conductance, highlighting the improvement in incremental conductance change by utilizing the temperature-state variable [58] . diff: diffusion; a.u.: arbitrary unit.
As in biological systems, the presynaptic and postsynaptic spikes are simple and nonoverlapping.
analog rS region by taking advantage of the dynamics of the different internalstate variables.
SECOND-ORDER MEMRISTOR NETWORK APPLICATIONS
the ability to naturally encode temporal data in second-order memristors suggests networks based on such devices can efficiently process temporal spiking inputs. Discussed in this section is the possible implementation of a spiking StDp network using second-order memristor devices for temporal information processing [59] . the proposed crossbar network is shown in Figure 9 (a). Voltage pulses, representing spiking inputs, are applied to the presynaptic side (at each row). the spikes produce current flow through the network, and the charges are collected and integrated at the postsynaptic neurons (at each column). once a postneuron reaches the threshold, it will fire and create a spike that also backpropagates through the network. the firing is thus asynchronous. A neuron-firing event also resets all output neurons' membrane potential to the resting value. the pre and postsynaptic spikes cause memristor devices in the network to undergo either potentiation by correlated events, i.e., presynaptic spikes arriving before postsynaptic spikes, or depression by uncorrelated events, i.e., postsynaptic spikes arriving before presynaptic spikes, resembling the StDp rule [35] , [37] .
to verify the learning ability of the spiking network based on the secondorder rS effect, a classical hand-written digit database, i.e., the modified National institute of Standards and technology (mNiSt) database, was used to train the network in an unsupervised fashion. the network was implemented in a 784 × 10 crossbar array and its operation was analyzed through simulations based on the second-order memristor model [59] . Starting from a random initial condition shown in Figure 9 (b), desired features characteristic of the ten classes of inputs can be successfully obtained purely through the native StDp processes in the second-order device-based network, as shown in Figure 9(c) . the network's capability to learn temporal features and process temporal inputs is then tested using video inputs. Simple videos of an object moving in one direction were created for the training process (Figure 10) . During each frame, the moving object, represented by a white pixel over a black background, sends a spike to the input neuron corresponding to the object's location, as illustrated in Figure 10 .
the spike from the input both creates a current flow through the devices in the corresponding row, and elevates the internal temperature T of these devices, followed by a spontaneous decay after the spike as the object moves to the next location. this process creates a temperature profile along the object's direction, effectively representing a shadow of the passed object [ Figure 10 (a) and (b)]. When one of the postsynaptic neuron accumulates enough charges and fires, the backpropagating spike can initiate potentiation (because the postspike is after the prespike) on cells that still possess sufficient residue temperature [ Figure 10(c)] . Similarly, the spike from the postneuron also leaves a temperature trace on the cells and can cause depression on the devices that receive the spike from the moving object at a later time [ Figure 10(d) ]. Since this effect is only valid in a few frames before the temperature increase fully decays, alternative potentiation and depression patterns will develop in the network and each pattern corresponds to a specific speed of the moving object [ Figure 10 (e) and (f)].
the proposed learning mechanism was tested through simulation in a 128 × 7 crossbar network corresponding to 128 locations in the video frame and seven dictionary elements. After initialization of the network with random weights as shown in Figure 11 (a), each dictionary element learned a different speed using the previously discussed approach, represented by clearly distinguishable unique patterns, as shown in Figure 11(b)-(d) . the patterns can then function as fingerprints of the object's moving speeds in a subsequent classification stage. As shown in Figure 11 (e), before training, the network was not able to classify the input speed (based on the winning neuron) with any correlation to the winning neuron number and the speed. After training, the network's object speed (and direction) can be correctly classified from the video. in this example, both the first-and second-order-state variables (corresponding to conductance and temperature changes, respectively) are needed to naturally implement the StDp-like rule and encode and process the input video data.
CONCLUSION
Neuromorphic computing based on memristive devices has attracted enormous interest recently. here, we introduced several recent studies on first-and secondorder memristor devices and networks, focusing on approaches inspired by biology. the crossbar network can efficiently implement bio-inspired computing algorithms due to the colocation of memory and computation and the high level of parallelism.
Feedforward operations as well as lateral inhibitions have been demonstrated in memristor networks for tasks such as classification, data clustering, and sparse coding. the different possible internalstate variables and their associated dynamic processes during rS, in turn, provide a number of exciting opportunities: 1) to naturally mimic biological processes, 2) to provide new approaches for device optimization, and 3) to naturally encode and process temporal information. these studies, along with continued fundamental device-and material-level understanding and optimizations combined with algorithm and architecture-level developments, can hopefully lead to future highly efficient, bio-inspired computing systems.
ACKNOWLEDGMENTS
We would like to thank Dr. m. Zidan, J. Lee, and J. Shin for their helpful advice. this work was supported in part by the National Science Foundation through gra nts ecc S-1708700 a nd ccF-1617315.
ABOUT THE AUTHORS
YeonJoo Jeong (yjjeong@umich.edu) is currently pursuing his ph.D. degree in the electrical engineering and computer Science Department at the university of michigan, Ann Arbor.
Wei D. Lu (wluee@eecs.umich.edu) is with the electrical engineering and computer Science Department at the university of michigan, Ann Arbor. Before Training After Training
FIGURE 11
The simulation results showing a second-order memristor network used to process video of a moving object: (a) the initial random weight pattern; (b)-(d) the learned patterns from three different neurons corresponding to three moving speeds of the object, and (e) the classification of the object's speed from the video, showing results obtained before training and after training [59] .
